Design of an Ultra Low Power Low Phase Noise CMOS LC Oscillator

Mahdi Ebrahimzadeh

Abstract—In this paper we introduce an ultra low power CMOS LC oscillator and analyze a method to design a low power low phase noise complementary CMOS LC oscillator. A 1.8GHz oscillator is designed based on this analysis. The circuit has power supply equal to 1.1 V and dissipates 0.17 mW power. The oscillator is also optimized for low phase noise behavior. The oscillator phase noise is -126.2 dBc/Hz and -144.4 dBc/Hz at 1 MHz and 8 MHz offset respectively.

Index Terms—LC oscillator, Low Power, Low Phase Noise.

I. INTRODUCTION

Oscillators are one of the most common functional blocks in communication systems. Integrated LC Voltage Controlled Oscillators (VCOs) are used as an input for mixers to up- and down-convert signals and have particular importance in fully integrated transceivers. Proper amplitude and low phase noise are two key criteria to achieve suitable performance for a VCO in any transceiver [1]. The strong combination of very low phase noise specifications with very low power consumption (battery operation) pushes designers to use LC-VCOs. A great research effort has been invested in the design of integrated voltage controlled oscillators (VCOs) using integrated or external resonators, but as their power consumption is still unacceptable, today’s mobile phones commonly use external LC-VCO modules [2]. This work aims at the overall optimized design of integrated VCOs providing differential outputs with power consumption lower than external VCO modules and lower phase noise. The paper is organized into six sections. Section 2 discusses the complementary CMOS LC VCO structure. Section 3 and 4 cover systematic LC-VCO design for low power and low phase noise. Section 5 presents the simulation results, followed by the conclusion in Section 6.

II. COMPLEMENTARY CMOS LC VCO

The complementary cross-coupled VCO has two main advantages compared with NMOS transistors only cross-coupled topology. First, with the additional PMOS pair, the complementary topology offers higher transconductance to compensate for the loss of the tank with less current consumption and hence is more power efficient. Second, matching the PMOS and NMOS transistors, the complementary topology provides better symmetry properties of the oscillating waveform, which decreases the upconversion of 1/f noise of devices to the 1/f² phase noise region [3]. Another advantage of using complementary topology without current sources is increment of voltage headroom. The lower output voltage swing level may lead to degrade phase noise performance.

The complementary CMOS oscillator is depicted in Fig. 1. When the oscillation condition is satisfied, oscillation starts to develop. As the oscillation amplitude grows larger, it will reach a point where the negative resistance is not enough to support the positive resistance (loss) of the LC tank if the supply voltage and ground do not first clip the maximum swing. This is where the amplitude stops growing and a stable oscillation is reached [4]. The complementary cross-coupled oscillator shows a better phase noise performance when compared to the NMOS- or PMOS-only cross-coupled oscillators for the same supply voltage and bias current when operating at the current limited regime [5]. This is mainly because the complementary cross-coupled oscillator of Fig. 1 presents a larger maximum charge swing qmax than that of the NMOS- or PMOS-only cross-coupled oscillators which overall enhances its phase noise performance [6]. The complementary CMOS LC VCO structure without tail (WT) has better phase noise performance than the fixed biasing (FB) structure. The main advantage of WT topology over the FB (fixed biasing) topology is that without the tail transistor flicker noise source, the only flicker noise source now is of the cross coupled transistors, which have an inherently lower flicker noise due to the switched biasing, resulting in better phase noise performance. Another disadvantage of the FB topology compared to WT topology, is that the tail transistor in the FB topology reduces the headroom available for oscillation which is not negligible for low voltage design. A smaller signal power has an adverse effect on the phase noise, as phase noise is essentially the noise to signal ratio of the VCO. For the FB topology, extra circuitry is needed to provide biasing voltage to the tail transistor. This increases the power consumption and also introduces noise sources to the VCO. The noise current coming from the biasing network will be mirrored into the tail transistor while the WT topology does not encounter this problem [7].

Manuscript received July 09, 2011.

Mahdi Ebrahimzadeh, Department of Electrical Engineering, Iran University of Science and Technology (IUST), Tehran, Iran, Phone No:+98-21-84977579 / Mobile No: +98-9133587238, (e-mail: mahdi.ebrahimzadeh@gamil.com).
The transistors current in this oscillator are dynamically changed related to the oscillation amplitude. The crossed coupled NMOS and PMOS transistors provide enough negative parallel resistance on the tank circuit to keep the tank oscillation. The minimum $g_m$ for the transistors is as much as inverse the equivalent parallel resistance of the tank circuit. Increasing the quality-factor ($Q$) of the tank circuit decreases the required minimum $g_m$ and so the power consumption can be decreased [8]. But on-chip inductors have low-$Q$ and power to the tank circuit. Increased noise power in the amplitude is equal to $v_{DD}$ voltage of output nodes will be near $V_{th,n}$ for $v_{gs1}$ and so we expect only one of these transistors conducts the current at a time to have bigger absolute injected current to tank circuit is the absolute difference of the currents of $M1$ and $M3$ and so we expect only one of these transistors conducts the current at a time to have bigger absolute injected current to the tank circuit reversing. As the tank voltage changes, the direction of the current flow through the tank reverses. The differential pair thus can be modeled as a current source assuming that the current in the differential stages switches quickly from one side to another. As the tank voltage changes, the direction of the current flow through the tank reverses. The differential pair thus can be modeled as a current source switching between $I_{bias}$ and $-I_{bias}$ in parallel with a RLC tank. The differential pair thus can be modeled as a current source switching between $I_{bias}$ and $-I_{bias}$ in parallel with a RLC tank. $R_{eq}$ is the equivalent parallel resistance of the tank. At the frequency of resonance, the admittances of the L and C cancel, leaving $R_{eq}$. Harmonics of the input current are strongly attenuated by the LC tank, leaving the fundamental component of the input current to induce a differential voltage swing with amplitude of $(4/\pi)I_{bias}R_{eq}$ across the tank, if one assumes a rectangular current waveform. At high frequencies, the current waveform may be approximated more closely by a sinusoid due to finite switching time and limited gain [5]. In such cases, the tank amplitude can be better approximated as $I_{bias}R_{eq}$. So lowering $L$ leads to reduce in $R_{eq}$ value and hence reduce the tank amplitude.

Another noise source is resistance of the inductance [6]. The power of generated noise from inductance’s resistance is $v_r^2 = 4KTR$ where $K$ is Boltzmann constant, $T$ is temperature and $R$ is the value of resistance of the inductor. For specified frequency $f = 1/2\pi\sqrt{LC}$ decreasing the value of inductance make several advantages including:

- Decreasing the value of inductance leads to less resistance and hence the generated noise from it. The phase noise will be decreased, as a result.
- By decreasing the R value in inductor the required $g_m$ value also decreases. In consequence the required bias current and power are decreased.
- Smaller value of inductor leads to smaller mutual effect with other inductors on the chip.
- By reducing the value of inductor we must increase the value of capacitor. This increases $q_{max}$ and so phase noise can be reduced.
- The value of capacitance per unit area is larger than inductance per unit area. By decreasing inductance value and increasing the value of capacitance in order to set the frequency at specified value, we can optimize (reduce) the required area in chip.

But lowering the value of inductance has limitations. A simple expression for the tank amplitude can be obtained assuming that the current in the differential stage switches quickly from one side to another. As the tank voltage changes, the direction of the current flow through the tank reverses. The differential pair thus can be modeled as a current source switching between $I_{bias}$ and $-I_{bias}$ in parallel with a RLC tank. $R_{eq}$ is the equivalent parallel resistance of the tank. At the frequency of resonance, the admittances of the L and C cancel, leaving $R_{eq}$. Harmonics of the input current are strongly attenuated by the LC tank, leaving the fundamental component of the input current to induce a differential voltage swing with amplitude of $(4/\pi)I_{bias}R_{eq}$ across the tank, if one assumes a rectangular current waveform. At high frequencies, the current waveform may be approximated more closely by a sinusoid due to finite switching time and limited gain [5]. In such cases, the tank amplitude can be better approximated as $I_{bias}R_{eq}$. So lowering $L$ leads to reduce in $R_{eq}$ value and hence reduce the tank amplitude.

In this oscillator the equivalent parallel resistance is $R_p = Q^2 \times r_s = 82 \times 4 = 256\Omega$. So the tank transconductance is $g_{m,tank} = 1/R_p = 4 \text{ mS}$. To meet the startup condition we set the startup coefficient $a = 3.5$ [4]. Then the total transconductance of one NMOS and one PMOS should be $g_{m} = g_{m,n} + g_{m,p} = a(2g_{m,tank}) = 28 \text{ mS}$. To reduce $1/f$ noise up-conversion [10], we choose $g_{m,n} = g_{m,p} = 14 \text{ mS}$. From these parameters and 0.18µm TSMC CMOS technology parameters, $\mu_p = 400\text{ cm}/2/\text{ VS}, \mu_p = 130\text{ cm}/2/\text{ VS}$, and $C_{ox} \approx 5.08\text{ F/m}^2$, when transistors work in saturation and setting $I_{bias} = 20 \mu A$ we get:

![Fig. 1. Complementary CMOS LC Oscillator (M5, M6 placed in dashed lines are buffers.)](image)
To limit short channel induced excess noise, the minimum length should be avoided, so we get transistors length = 0.3 µm.

IV. PHASE NOISE

Based on Hajimiri’s model the phase noise is [10]:

\[
L(\Delta \omega) = 10 \log \left[ \frac{\sum_{n=0}^{\infty} c_n^2}{8 \Delta f_q \Delta \omega} \right]
\]

(3)

In which, \(c_n\) is the nth harmonics coefficient of the oscillator ISF (impulse sensitivity function) Fourier series expansion and \(q_{\text{max}}\) is the maximum charge displacement in the tank circuit and \(\overline{\Delta f_q} / \Delta f\) is the noise power spectrum.

As mentioned in previous section lowering the value of inductor decreases the generated noise from it. Based on this the bias current required for compensating the loss of LC tank decreases which leads to decrease in the noise generated by active devices. For specified value of oscillation frequency, by decreasing inductance value we must increase capacitance value. Setting supply voltage to \(v_{\text{th,n}} + v_{\text{th,p}} = 1.1\text{V}\) leads to minimize the overlap interval of NMOS and PMOS transistors and decreases the generated noise by them. All of them yield to reduce the value of phase noise.

V. SIMULATION RESULTS

To simulate the complementary CMOS LC oscillator, a 1.8 GHz oscillator using TSMC 0.18 µm CMOS process was designed. Circuit parameters of the oscillator are shown in Table 1. The design is based on low power low phase noise oscillator with supply voltage equal to 1.1 V. In this voltage oscillator dissipates 0.17 mW power and has -126.2 dBc/Hz, -144.4 dBc/Hz at 1 MHz and 8 MHz offset frequency respectively. Power consumption and phase noise versus supply voltage are shown in Fig. 2 and Fig. 3 respectively. There may be a question here that by increasing the supply voltage and in consequence in oscillator power why it improves the phase noise? It is clear that by increasing the supply voltage and output power the rate of increase in noise power is lesser. Relevant to phase noise definition that is output power over the noise power in offset frequency this can determine why the phase noise is improved. Also a window of output voltages is depicted in Fig. 4. In this figure Out n, Out P and differential output (Out N-Out P) are drawn. This is a window and the time in horizontal axes is a timeframe. The open-drain buffers M5 and M6 are employed to drive the 50Ω load of the ADS simulator.

A comparison between this work and state of the art oscillators is shown in Table 2.

To have the best comparison between previously published oscillators those are listed in Table 2, we can use FOM definition. The expression for FOM that commonly used to compare oscillators is defined as:
Design of an Ultra Low Power Low Phase Noise CMOS LC Oscillator

Table II: Performance Comparison of the Oscillator

<table>
<thead>
<tr>
<th>Technology</th>
<th>Supply Voltage</th>
<th>Power Consumption (Main Core)</th>
<th>Frequency</th>
<th>Phase Noise</th>
<th>FOM</th>
</tr>
</thead>
<tbody>
<tr>
<td>[11]</td>
<td>1.2 V</td>
<td>2.4 mW</td>
<td>5.6 GHz</td>
<td>At 1 MHz</td>
<td>190.3</td>
</tr>
<tr>
<td>[12]</td>
<td>0.65 V</td>
<td>0.43 mW</td>
<td>2.6 GHz</td>
<td>At 500 kHz</td>
<td>185.8</td>
</tr>
<tr>
<td>[13]</td>
<td>0.9 V</td>
<td>0.25 mW</td>
<td>2.4 GHz</td>
<td>At 1 MHz</td>
<td>161</td>
</tr>
<tr>
<td>[14]</td>
<td>1.1 V</td>
<td>0.18 mW</td>
<td>2.2 GHz</td>
<td>At 1 MHz</td>
<td>191.1</td>
</tr>
<tr>
<td>This Work</td>
<td>1.1 V</td>
<td>0.17 mW</td>
<td>-126.2 dBc/Hz</td>
<td>At 1 MHz</td>
<td>199</td>
</tr>
</tbody>
</table>

\[ FOM = L(\Delta \omega) + 10 \cdot \log \left( \frac{P_{DC,mW}}{\Delta \omega} \right) - 20 \cdot \log \left( \frac{\omega_0}{\Delta \omega} \right) \]  

Where \( L(\Delta \omega) \) is the SSB phase noise measured at \( \Delta \omega \) offset from \( \omega_0 \) carrier frequency and \( P_{DC,mW} \) is DC power consumption in mW. This parameter for the oscillators is also listed in Table 2. As can be seen the FOM of the designed oscillator is 199 which is the best compared with the previous arts listed in Table 2.

VI. CONCLUSION

The complementary CMOS LC oscillator was analyzed to design a very low-voltage low-phase-noise oscillator. The oscillator power consumption is decreased with reducing supply voltage and it tends to reach a constant value in low supply voltages. The designed complementary CMOS 1.8GHz, 1.1 V oscillator showed 0.17 mW power consumption and -126.2 dBc/Hz phase noise at 1 MHz offset frequency.

ACKNOWLEDGMENT

The author would like to thank Shirin Bahramirad for her valuable comments and suggestions and from Iran Telecommunication Research Center for financial support.

REFERENCES


Mahdi Ebrahimzadeh (IEEE Student Member’08) was born in Ardakan, Iran, in 1985. He received the B.S. degree in electronics engineering from Isfahan University of Technology in 2007 and the M.S. degree in electrical engineering from Iran University of Science and Technology, Tehran, in 2010, where he is currently engaged in research toward the Ph.D. degree in electrical engineering. His present research interests include RF integrated circuits with an emphasis on active inductors and filters, oscillators, frequency synthesizers and high frequency data converters. During 2008-2010 he was with the Electronics Research Center in Iran University of Science and Technology.