A Study and Analysis of High Speed Adders in Power-Constrained Environment

Vivek Kumar, Vrinda Gupta, Rohit Maurya

Abstract—An overview of the performance of 1-bit full adder in different CMOS logic styles and in depth examination of the advantages and limitations of each of them with respect of speed and power dissipation are presented. Ten 1-bit full adder circuit based on these logic styles are chosen for the extensive evaluation. These circuits were redesigned at the transistor-level in tsmc 0.18 µm technology and comparison reported here uses Mentor Graphics ELDO simulations to assess their performance. The hybrid full adder exhibits not only the full swing logic and balanced outputs but also strong output drivability. The work presented in this paper gives a quantitative comparison of the adder cell performance.

Index Terms—Full Adder, logic devices, High-speed, Very large-scale integrated (VLSI) circuit.

I. INTRODUCTION

Today, there is an increasing number of portable applications requiring small-area low-power high-throughput circuitry. Therefore, circuits with low power consumption become the major candidates for design of microprocessors and system- components. The battery technology does not advance at the same rate as the microelectronics technology and there is a limited amount of power available for the mobile systems. The goal of extending the battery life span of portable electronics is to reduce the energy consumed per arithmetic operation, but low power consumption does not necessarily imply low energy. To execute an arithmetic operation, a circuit can consume very low power by clocking at extremely low frequency but it may take a very long time to complete the operation. Therefore, designers are faced with more constraints such as high speed, high throughput, small silicon area and at the same time low power consumption. This is why building low- power, high-performance adder cells is of great interest.

Addition is one of the fundamental arithmetic operations and is used extensively in many VLSI systems. In addition to its main task, which is adding two binary numbers, it is the nucleus of many other useful operations such as subtraction, multiplication, division, addresses calculation, etc [1, 2].

In most of these systems, the adder is part of the critical path that determines the overall performance of the system and the full adder is the core element of complex arithmetic circuits. That is why enhancing the performance of the 1-bit full-adder cell (the building block of the binary adder) is considered a significant goal.

We consider ten different adders redesigned at transistor level in tsmc 0.18 µm technology and tested separately. The adders are characterized in terms of delay, power dissipation, and voltage scalability. The power-delay product (PDP) represents a trade-off to be optimized between two conflicting criteria of power dissipation and circuit latency in transistor sizing.

The Hybrid Full Adder is proven to have the minimum power consumption and less power delay product by Mentor Graphics ELDO simulation. Comparing with others, the characteristics of the Hybrid full adder shows balanced outputs, making it easy for large tree structured arithmetic circuits to maximize area efficiency without unduly degrading the VLSI power and delay signal. Due to the minimum time delay of carry out, the adder core greatly improves the overall performance for a large scale of multi-bit adder.

The rest of paper is organized as followings. Section II explores the full adder designs in different logic styles. Section III describes the design of hybrid CMOS full adder. Section IV the circuits are simulated for power, delay and power-delay product performances and the results are analysed and compared.. Finally, a brief conclusion is given.

II. REVIEW OF FULL-ADDER DESIGNS

The full adder can be described as follows: Given the three 1-bit inputs A, B, C\textsubscript{in} it is desired to calculate the two 1-bit output sum and C\textsubscript{out} where

\[ \text{Sum} = A \cdot B \cdot C_{\text{in}} + \text{Carry} (A + B + C_{\text{in}}) \]  
\[ C_{\text{out}} = AB + (A + B) C_{\text{in}} \]  

The most significant one-bit full adders suitable for low power dissipation and/or high performance are briefly reported in this section.

The complementary CMOS full adder(C-CMOS) [2,6] as shown in Fig. 1(a) is based on a regular CMOS structure with conventional pull-up and pull-down transistors and has 28 transistors. The input capacitance of a static CMOS gate is large because each input is connected to the gate of at least a PMOS and an NMOS device. The series transistors in the output stage form a weak driver. Therefore, additional buffers at the last stage are required to provide the necessary driving power to the cascaded cells. The advantage of complementary CMOS style is its robustness against voltage scaling and transistor sizing.

The Dynamic Domino [13, 15] circuits operate using a sequence of pre-charge and evaluation phases orchestrated by the system clock signal as in fig. 1(b). Domino gates are used.
A Study and Analysis of High Speed Adders in Power-Constrained Environment

faster than their complementary CMOS counterparts but, on the other hand, they are more susceptible to input noise [6]. This is due to the leakage currents flowing through the PDN, which can cause an unwanted discharging of the dynamic node. To counteract this effect, a feedback PMOS transistor (the so-called keeper) is exploited [7]. Dynamic domino gates have the severe limitation of not being able to implement inverting logic functions (such as NOR, NAND, XOR) and high power consumption due to clock.

The Data Driven Dynamic logic (D3L) [13] uses a subset of the input data signals to generate precharge-evaluate operation, thus avoiding the clock distribution network as shown in Fig. 1(c). The main drawback of the D3L implementation (take example of XOR gate) is the presence of the two series-connected PMOS transistors that have to be sufficiently wide to make the pre-charge phase fast enough. Wide transistors make the input capacitances large, which in turn increase the evaluation delay and the dynamic energy consumption.

The split-path data-driven dynamic logic (SP3DL) [3, 16] split the PDN of the generic gate into m evaluation sub-networks: one for each product sub function as shown in Fig. 1(d). In this way, the number of series-connected devices in the pre-charging PUN and the gate input capacitances are minimised. As a further advantage, the split of the PUN (PDN) also causes the split of the parasitic capacitance of the dynamic node, thus increasing the gate speed. The dynamic energy consumption can be further reduced using smaller keeper transistors.

The complementary pass transistor logic (CPL) [2, 8] full adder with swing restoration is shown in Fig. 1(e). Its dual-rail structure uses 32 transistors. The basic difference between the pass-transistor logic and the complementary CMOS logic styles is that the source side of the pass logic transistor network is connected to some input signals instead of the power lines [7]. The advantage is that one pass-transistor network (either pMOS or nMOS) is sufficient to implement the logic function, which results in a smaller number of transistors and smaller input load. However, pass-transistor logic has an inherent threshold voltage drop problem. The output is a weak logic “1” when “1” is passed through an MOS and a weak logic “0” when “0” is passed through a pMOS. Therefore, output inverters are also used to ensure the drivability. CPL is not an appropriate choice for low power due to its high switching activity of intermediate nodes, high transistor count and overloading of its inputs.

A transmission-gate adder (TGA) [2] using CMOS transmission gates is shown in Fig. 1(f). It uses complimentary properties of nMOS and pMOS transistor and has 20 transistors. It is built by connecting a pMOS transistor and an nMOS transistor in parallel, which are controlled by complementary control signals. Both the pMOS and nMOS transistors will provide the path to the input logic “1” or “0,” respectively, when they are turned on simultaneously. Thus, there is no voltage drop problem whether the 1 or the 0 is passed through it. The main disadvantage of transmission gate logic is that it requires double the number of transistors of the standard pass-transistor logic or more to implement the same circuit.

A transmission function full adder (TFA) [2, 12] based on the transmission function theory is shown in Fig. 1(g). Its design based on transmission function theory and has 16 transistors.

The main disadvantage of TGA and TFA logic styles is that they lack driving capability. When TGA or TFA are cascaded, their performance degrades significantly.

14T in Fig. 1(i) [18] and 10T in Fig. 1(h) [10, 11] use more than one logic style for their implementation and are called Hybrid logic design style. They generate $A \oplus B$ and use it and its complement as a select signal to generate the outputs. They benefit from small transistor count and exploit the non-full swing pass transistors with swing restored transmission gate techniques. The problem that produces high capacitance values for the inputs is less clear in these designs. 14T is low power implementation and it is worth mentioning that TGA, TFA, 10T and 14T have lower loading of the inputs and intermediate nodes, lower-transistor count and balanced generation of SUM and Cout signals.

Figure 1(a): Complimentary-CMOS Adder

Figure 1(b): Dynamic Domino Adder

Figure 1(c): D3L Adder
III. HYBRID FULL ADDER

The hybrid full adder circuit can be decomposed and analyzed in three sub-modules as in [2]. The logic expressions for the intermediate signals and outputs are given as follows:

\[ \text{Sum} = A \oplus B \oplus C_{\text{in}} \]  
\[ C_{\text{out}} = A \cdot B + C_{\text{in}} \cdot A \oplus B \]  

III. HYBRID FULL ADDER

The hybrid full adder circuit can be decomposed and analyzed in three sub-modules as in [2]. The logic expressions for the intermediate signals and outputs are given as follows:

\[ \text{Sum} = A \oplus B \oplus C_{\text{in}} \]  
\[ C_{\text{out}} = A \cdot B + C_{\text{in}} \cdot A \oplus B \]  

Module 1: XOR/XNOR

It uses different sets of transistors to generate the XOR and XNOR functions separately. To reduce the number of transistors, we use a similar pass transistor circuit as in [8] with only six transistors to generate the balanced XOR and XNOR functions, as shown in Fig. 2. Comparing with those designs that use an inverter to generate the complement signal, the switching speed is increased by eliminating the inverter from the critical path. The two complementary feedback transistors restore the weak logic caused by the pass transistors. They restore the non-full-swing output by either pulling it up through pMOS to the power supply or down through nMOS to ground so that sufficient drive is provided to the successive modules. However, this circuit suffers from the same threshold voltage drop problem as any other pass-transistor logic circuits. The worst-case delay happens
at the transition from 01 to 00 for inputs AB.

Due to the unsatisfactory performance at low-supply voltage, we modified the circuit of Figure 2 by adding two series pMOS transistors to solve the worst-case delay problem of transition from 01 to 00 for. Two series nMOS transistors are added to solve the problem of transition from 10 to 11 for. When the state of 00 arrives, the XNOR output could obtain a strong “1” through two series pMOS pull-up transistors to the power supply, which avoid the high-impedance state as in the previous case. Similarly, the XOR output could obtain a strong “0” through two series nMOS pull-down transistors to ground when the state of transists to 11.

Figure 2: XOR-XNOR 6T gate

B. Module 2: XOR

Here we use a similar circuit as that of TFA and 14 T, but fully exploit the available XOR and XNOR outputs from Module 1 to allow only a single inverter to be attached at the last stage. The output inverter guarantees that sufficient drive is provided to the cascaded cell.

C. Module 3: MUX

The new circuit is based on complementary CMOS logic style, [6]. Its logic expression is given by equation (4). This circuit has inherited the advantages of complementary CMOS logic style, which has been proven in [2] to be superior in performance to all pass transistor logic styles for all logic gates except XOR at high supply voltage. Its robustness against voltage scaling and transistor sizing (high-noise margins) enables it to operate reliably at low voltage and arbitrary (even minimal) transistor size.

IV. SIMULATION RESULTS AND ANALYSIS

The investigation which includes the ten circuits C-CMOS, Dynamic Domino, D3L, sp-D3L, CPL, TFA, TGA, 14T, 10T and Hybrid full adder of Fig. 1 and Fig. 3 has been based on simulation runs on Mentor Graphics ELD0 by using a tsmc 0.18 µm technology. The supply voltage is 1.8V. By optimizing the transistor sizes of full adders considered, it is possible to reduce the delay of all adders without significantly increasing the power consumption, and transistor sizes can be set to achieve minimum PDP. All adders were designed with minimum transistor sizes initially and then simulated. Buffers are attached to the TFA, TGA, 14T and 10T circuits to enhance their driving capability.

The power, delay and power-delay product at supply voltage 1.8 V of hybrid, C-CMOS, Domino, D3L, sp-D3L, CPL, TFA, TGA, 14 T, 10 T are listed in Table I for comparison. Table II shows the power dissipation at the output of each full adder using different values of load capacitor. Table III shows the delay time for each full adder under different value of load capacitor. It is apparent that from the table I among the existing full adders, the C-CMOS full adder has the smallest delay.

The D3L implementation consumes less energy than the dynamic domino adder. However, this advantage is obtained at expense of the computational delay and the EDP. On the contrary sp-D3L adder shows higher power consumption than domino and D3L due to large number of individual paths between supply and ground. But overall EDP of sp-D3L is 13% and 3% is better than domino and D3L respectively.

It is clear that CPL adder consumes highest power, because of its dual-rail structure and the substantial number of internal nodes. The additional inverters used to generate the complement inputs have also increased the power consumption. Hence the CPL topology should not be used when the primary target is low power consumption.

The smallest voltage that 10 T adder can work at 1.8V. The excessive power dissipation and long delay are attributed to the threshold voltage drop problem and the poor driving capability of some internal nodes at input combinations that create non-full-swing transitions.

The speed of the 14 T decreases faster with supply voltage than other adder cells, so does its power-delay product. Because of the XOR/XNOR generation circuit of 14 T, it suffers from the same threshold voltage drop problem. The 14 T fails to function below 0.8 V.

The C-CMOS, TFA, TGA, CPL, and hybrid can work reliably at supply voltage as low as 0.8 V. Although TFA and TGA have lesser transistor count, due to the lack of drivability, additional buffers are required at each output, which increase their short-circuit power as well as switching power.

A load capacitance that was varied from 0 to 20 fF was placed at the output, and the worst case delay for each adder was observed. The 14T adder has the worst load versus delay characteristics for large capacitive loads. The 14T full adder dissipated lowest power compared to the other adders as its voltage swings ranged from 0 and V TH - V T and not between 0 and V THAS seen in the TGA and CMOS adders.
Table I: Power, delay, Power-Delay Product of different adders in 0.18-µm technology

<table>
<thead>
<tr>
<th>Adder type</th>
<th>Static power dissipation(Pw)</th>
<th>Dynamic power dissipation(µW)</th>
<th>Delay(µs)</th>
<th>Power-delay product(PJ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>C-CMOS</td>
<td>103.930</td>
<td>10.935</td>
<td>102.780</td>
<td>1123.89</td>
</tr>
<tr>
<td>Domino</td>
<td>86.251</td>
<td>10.661</td>
<td>146.050</td>
<td>1557.030</td>
</tr>
<tr>
<td>D3L</td>
<td>181.300</td>
<td>7.2876</td>
<td>181.820</td>
<td>1385.040</td>
</tr>
<tr>
<td>Sp-D3L</td>
<td>214.241</td>
<td>12.510</td>
<td>107.872</td>
<td>1349.100</td>
</tr>
<tr>
<td>CPL</td>
<td>343.607</td>
<td>17.416</td>
<td>118.677</td>
<td>206.940</td>
</tr>
<tr>
<td>TGA</td>
<td>183.928</td>
<td>7.690</td>
<td>133.112</td>
<td>1023.715</td>
</tr>
<tr>
<td>TFA</td>
<td>185.821</td>
<td>4.937</td>
<td>149.210</td>
<td>736.726</td>
</tr>
<tr>
<td>10T</td>
<td>560.780</td>
<td>7.243</td>
<td>163.386</td>
<td>1143.41</td>
</tr>
<tr>
<td>14T</td>
<td>161.575</td>
<td>2.906</td>
<td>216.895</td>
<td>630.360</td>
</tr>
<tr>
<td>Hybrid</td>
<td>290.703</td>
<td>5.475</td>
<td>109.928</td>
<td><strong>601.860</strong></td>
</tr>
</tbody>
</table>

The PDP is quantitative measure of the efficiency of the trade-off between power dissipation and the speed, and is particularly important when low power operation is needed.

Overall hybrid exhibits smaller power-delay-product than C-CMOS and works reliably at all voltage range especially at very low voltage. However, to generate Sum signal, the signal of C_out is used as one of the inputs, which causes the unbalanced outputs. These unbalanced outputs also lead to more spurious transitions to the cascaded stage.

V. CONCLUSION

The quantitative overview of performance of the full adder cell has been presented. The investigation which includes the ten circuits C-CMOS, Dynamic domino, D3L, sp-D3L, CPL, TFA, TGA, 14T, 10T, Hybrid full adder of Fig. 1 and Fig. 3, has been based on simulation runs on Mentor Graphics ELDO environment by using a tsmc 0.18-mm technology. The supply voltage is 1.8V.

The hybrid full adder cell consisting of the XOR/XNOR, sum and carry out sub circuits, is designed. The pass logic design style is used to efficiently generate the XOR and XNOR functions simultaneously and a good drivability carry out is generated by a complementary CMOS style circuit with regular layout. In addition, the last-stage inverter de-couples the output and input to improve the driving capability. Despite having higher transistor count than the recently reported designs, the hybrid circuit has shown to be highly energy efficient over a wide supply voltage range. The balanced sum and carry outputs also offer considerable flexibility in allocating the adder cells in tree structured circuit to eliminate as many cross-stage interconnections.

Figure 4: Schematic Diagram of Hybrid Adder
A Study and Analysis of High Speed Adders in Power-Constrained Environment

Figure 5: Comparison of output waveform of the adder cells

Table II: Dynamic Power Dissipation (μw) for each full adder in different value of load Capacitor

<table>
<thead>
<tr>
<th>CL (fF)</th>
<th>C-CMOS</th>
<th>Domino</th>
<th>D3L</th>
<th>Sp-D3L</th>
<th>CPL</th>
<th>TGA</th>
<th>TFA</th>
<th>10T</th>
<th>14T</th>
<th>Hybrid</th>
</tr>
</thead>
</table>

286
Table: III Delay for each full adder in different value of load Capacitor

<table>
<thead>
<tr>
<th>CL(F)</th>
<th>Delay type</th>
<th>C-CMOS</th>
<th>Domino</th>
<th>D3L</th>
<th>Sp-D3L</th>
<th>CPL</th>
<th>TGA</th>
<th>TFA</th>
<th>10T</th>
<th>14T</th>
<th>Hybrid</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>Rise time</td>
<td>69.131</td>
<td>230.058</td>
<td>145.110</td>
<td>142.955</td>
<td>129.347</td>
<td>166.332</td>
<td>187.647</td>
<td>136.448</td>
<td>130.720</td>
<td>107.463</td>
</tr>
<tr>
<td></td>
<td>Fall time</td>
<td>102.789</td>
<td>74.316</td>
<td>222.913</td>
<td>147.108</td>
<td>147.508</td>
<td>118.586</td>
<td>140.933</td>
<td>163.384</td>
<td>201.792</td>
<td>157.702</td>
</tr>
<tr>
<td>10</td>
<td>Rise time</td>
<td>11.840</td>
<td>302.574</td>
<td>183.136</td>
<td>208.360</td>
<td>158.208</td>
<td>196.672</td>
<td>222.324</td>
<td>178.549</td>
<td>181.445</td>
<td>177.925</td>
</tr>
<tr>
<td></td>
<td>Fall time</td>
<td>141.131</td>
<td>98.325</td>
<td>255.270</td>
<td>180.330</td>
<td>168.362</td>
<td>132.704</td>
<td>162.070</td>
<td>189.200</td>
<td>343.394</td>
<td>193.705</td>
</tr>
<tr>
<td>15</td>
<td>Rise time</td>
<td>136.167</td>
<td>370.143</td>
<td>218.050</td>
<td>274.54</td>
<td>184.251</td>
<td>225.849</td>
<td>257.819</td>
<td>217.692</td>
<td>229.059</td>
<td>225.966</td>
</tr>
<tr>
<td></td>
<td>Fall time</td>
<td>164.658</td>
<td>120.201</td>
<td>285.517</td>
<td>208.360</td>
<td>186.609</td>
<td>145.943</td>
<td>183.353</td>
<td>215.241</td>
<td>393.790</td>
<td>227.489</td>
</tr>
<tr>
<td>20</td>
<td>Rise time</td>
<td>158.101</td>
<td>434.830</td>
<td>251.133</td>
<td>333.68</td>
<td>209.525</td>
<td>256.912</td>
<td>290.673</td>
<td>260.517</td>
<td>282.015</td>
<td>278.898</td>
</tr>
<tr>
<td></td>
<td>Fall time</td>
<td>183.628</td>
<td>145.369</td>
<td>290.287</td>
<td>236.28</td>
<td>204.191</td>
<td>158.731</td>
<td>203.080</td>
<td>239.935</td>
<td>452.805</td>
<td>261.263</td>
</tr>
</tbody>
</table>

REFERENCES


Vivek Kumar received his B.Tech Degree in 2009 from Department of Electronics & Communication Engineering, PDMCE, Haryana, India and pursuing his M.Tech degree from NIT, Kurukshetra, India. His research interest includes Low Power VLSI circuit, digital design.

Vrinda Gupta is pursuing her PhD degree from NIT Kurukshetra. She is presently working as Assistant Professor in the Department of Electronics and Communication Engineering, National Institute of Technology, Kurukshetra, India. She has been reviewer for various National conferences.Her research interest includes Wireless Communication and Digital Design. She has over 14 Years of teaching experience and had guided several B. Tech projects. She has published many refereed international journal and conference papers.

Rohit Maurya received his M.Techdegree from Punjab Engineering College, Chandigarh in the field of VLSI design. He is presently working as Assistant Professor in the Department of Electronics and Communication Engineering, National Institute of Technology, Kurukshetra, India. His area of interest is VLSI technology, microprocessor etc.