Hardware Implementation of Dynamics Keystroke Applied for Cloud Computing

Basma M. Hassan, Khaled M. Fouad, Mahmoud F. Hassan

Abstract—Cloud computing is a growing technology which provides remote access to computing resources and user data. Due to its core philosophy of enabling the user to access his data from anywhere and at any time, cloud computing has a major issue with security and user authentication. Biometric identification is a very good candidate technology, which can facilitate a trusted user authentication with the minimum constraints on the security of the access point. However, most of the biometric identification techniques require special hardware, thus complicate the access point and make it costly. Keystroke recognition is a biometric identification technique which relies on the user behavior while typing on the keyboard. It is more secure and does not need any additional hardware to the access point. This paper presents a hardware implementation of an algorithm based on keystroke dynamics analysis synthesized, simulated and implemented on FPGA. The authentication process is based on the GP methods to test the ability of the distance measure between keystrokes and how to distinguish users through their typing dynamics keystroke. The proposed architecture achieves maximum delay 0.55 ns.

Keywords—Cloud computing, remote access, biometric identification, access point, Keystroke recognition, FPGA, VHDL.

I. INTRODUCTION

Nowadays, authentication plays a leading part in data security domains for quality of service and confidence, one of the most technologies which concentrate on authentication process is the cloud computing [1] [2] [3]. Therefore, a data security model using the traditional authentication methods such as passwords tokens or PINs [4] failed keep up with the challenges presented because they can be stolen or lost, which means a wake security system. Cloud computing security issues [5] such as access control, authentication and authorization [6] requires a high guaranteed security model to increase Quality of service and user confidence [7, 8]. Using the internet as the backbone provides resources as a “utility” to end users “as and when needed” basis [9], so how to know that the user who access to his rented part in cloud computing to be the legal user without using a firm authentication technique. Most of the biometric identification techniques [10] require special hardware, thus the complexity of the access point and make it costly. Keystroke dynamics [11] [12] [13] [14] is a biometric identification technique which depends on user behavior while typing on a computer keyboard [15]. It is more secure and does not need any additional hardware to the access point.

II. RELATED WORKS

Authorization and Authentication are kind of key security and privacy threats for cloud computing. A lot of research discussed this problem and tried to introduce many solutions and methods to decrease security threats in cloud computing environment. One of the new and most interested researches about keystroke dynamics authentication in cloud computing using mobile presented by Babaeizadeh, Bakhitiari and Maarof [20]. This paper proposed strong method of authentication in the password authentication method by combining it with keystroke authentication system that could worked at 97.014% correctly in authenticating mobile’s users to access cloud computing. There is a lot of research also tried to make a hardware implementation of many biometric identification systems on FPGA or DSP such as the following. In [21] proposed an implementation of an algorithm characterization and correlation of templates created for biometric authentication based on iris texture analysis programmed on FPGA. The authentication based on processes like characterization methods based on frequency analysis of the sample and achieved high accuracy of 96.52% and time of 16.11 ms. Wakil, Tariq, Humayun Abd [22] presented FPGA based architecture for fingerprint recognition by using Xilinx System Generator which can be further implemented on all Xilinx FPGA gave high accuracy and can be used for high security issues. Gayathri and Sridhar [23] proposed and improved fast thinning algorithm for Fingerprint Image implemented in MATLAB and simulation results of Xilinx ISE and Modelsim. Based on two modules binarization module and thinning module their Experimental results showed that the algorithm is more efficient than the referred algorithm systems. In [24], Fatt, Tay and Mok presented a Digital Signal Processor (DSP) implementation of the iris verification algorithm. Using hamming distance method to extract the
iris features based on texture analysis. Experiment results showed that the approach has achieved high accuracy of 98.62% and time of 0f198.96ms. Kannavar and Bourbakis [25] have presented a local-global (LG) graph methodology for iris based biometric authentication. The global graph of the presented test image is compared with the global graph of the stored reference image and achieved high accuracy of 92% and time of 0f0.0149ms.

Poisnot, Yang and Brost [26] proposed a biometric system combines two modalities: palm print and face. Hardware implementation of the Texas Instrument Digital Signal Processor and Xilinx FPGA platforms using Hamming distance algorithm, and score fusion then have execution time 0.4 ms. In [27], Liu, Sanchez, Lindoso and Hurtado proposed a hardware implementation based on FPGA for an iris biometric processor. By this solution a reduction of the processing time is obtained and security levels of the whole system are increased due to the reduction of software involved and achieved high accuracy of 88% and time of 0f2.725 ms. Ryan, Bradley, Randy, Robert, and Neil [28] provided novel hardware implementations which enabled us to discover that three key portions of an iris recognition algorithm can be parallelized. The main result is that the implementation on a modest sized FPGA is approximately 9.6, 324, and 19 times faster than a state-of-the-art and achieved time of 0f.002 ms. Vijayalami and Obulesu [29] presented a generic, flexible parallel architecture, which is suitable for all ranges of object detection applications and image sizes. The architecture implemented the AdaBoost-based detection algorithm, which is one of the most efficient object detection algorithms and achieved minimum period 15.30 ns. In [30], Zhao and Xie described an embedded iris recognition system for the personal identification they used only one DSP core which can complete image acquisition, image processing, and communication with the peripheral circuits. The model system not only reduced costs, shorten the development cycle. It provided a good running platform for the high-speed image processing achieved time of 0f71.56 ms. Vatsa, Singh and Noore [31] presented an accurate non-ideal iris segmentation using the modified Mumford-Shah functional. Depending on the type of abnormalities likely to be encountered during image capture, a set of global image enhancement algorithms is concurrently applied to the iris image. While this enhances the low quality regions, it also added undesirable artifacts in the original high quality regions of the iris image achieved accuracy of 97.21% and 1.82 ms.

In [32], Hu and Xie showed a study of Iris Identification techniques in Authentication. Most modern iris recognition systems are currently deployed on traditional sequential digital systems, such as simple DSPs and data matched one by one, which wasted much time. In their study, iris matching, a repeatedly executed portion of a modern iris recognition algorithm parallelized on an FPGA system demonstrated a 22 times speedup of the parallelized algorithm on the FPGP system when compared to simple DSPs and got out 32 us.

Guru Nanak Institute of Technology Student [33] proposed a hardware implementation of iris matching. They presented a parallel processing alternative using Spartan-3AN field-programmable gate arrays (FPGAs), achieving significant reduction in execution time when compared to conventional software based applications. The Hamming distance is employed for classification of iris templates, and two templates were found to match if the hamming distance between them is less than the threshold value.

III. PROPOSED ALGORITHM

The proposed system consists of three stages. The enrollment, the test and the authentication process, each stage satisfied a part of the authentication equation “(9),” to test the ability of the distance measure described in the GP method to distinguish users through their typing dynamics keystroke.

(i) The enrollment phase: the user registration stage consists of many block diagrams such as fig. 1 shows.

![Fig. 1. The Enrollment Process](image)

A. Key input devices

The sensor of the keystroke authentication system is the keyboard. Individuals can easily run the web page site (JSfiddle) [33] on their own PCs or Laptops. Users are allowed to enter their own dynamic keystrokes containing uppercase characters, lowercase characters, numbers and also special characters.

B. Feature Extraction

Features are extracted when users pressed and released keys. There are many algorithms used to find the keystroke features such as the digraph durations (The elapsed time between the depression of the first and of the second key of a digraph). So the feature extraction outputs each digraph the users typed and its duration in milliseconds.

C. Sorter

Java Script code which used in the web page created to capture and calculate the user’s digraphs duration times then sort the output obtained from the feature extraction block using the Java Script code and output the sorted digraphs ascending according to its duration time as the flow chart in Fig. 2 illustrates.
D. Distance Metric

Find the shared element between the two samples to measure the distance between them [16], and then compute the sum of the distances between the position of each element in S1 and the position of the same element in S2 then divided by $\frac{N^2}{2}$ if N is even; $\frac{(N-1)^2}{2}$ if N is odd where N is the shared element between the two samples as the GP method calculations and illustrates in fig.3.

E. Mean distance between samples

Find $m(S)$ as the following calculation shows to find the mean distances between the user A input samples. $m(s) = \frac{d(S1,S2)+d(S1,S3)+d(S1,S4)+d(S2,S4)+d(S3,S4)}{6}$  (6)

F. MAX_d(S)

Find maximum value of the distances from samples (S1, S2, S3 and S4) captured of user A: as the flowchart illustrates in fig. 4.

\[ \text{MAX}_d(S) = \text{MAX} (d(S1, S2), d(S2, S3), d(S3, S4)) \]  (7)

G. Standard deviation

Find the standard deviation which obtained from the previous section: Calculate $sd_d(S) = \text{standard deviation}$ ($d(S1, S2, S3, S4)$).

\[ \text{ii) The test stage:} \] The user types a new sample X in web page (JSfiddle) to capture the digraphs duration, then sorted using the sorter, then find the distances between samples (S1, S2, S3, S4) which stored in the database and the new sample X to get:

\[ d(X, S1), d(X, S2), d(X, S3), d(X, S4), \] then find $\text{Md}(X, S)$ as fig.5 illustrates:

\[ \text{Md}(X,S)=\frac{d(X,S1)+d(X,S2)+d(X,S3)+d(X,S4)}{4} \]  (8)

5. The verification process

\[ \text{END} \]
The authentication process: Accept the user which typed the sample X to be the same user who typed the four samples before and had already stored profile in the database if and only if equation (3) satisfied as the GP method illustrated in his experiment and dissipates in fig.6 where a and b are two constants that should be chosen in order to have an acceptable balance between IPR and FAR.

\[ \text{Md (X,S)} < \text{m (S)} + a \times \text{MAX}_d (S) + b \times \text{Sd}_d (S) \]  

Fig.6. The authentication process

IV. EXPERIMENT RESULTS

Fig.7 shows that there isn’t any over-mapping for any of the resources used in the FPGA, allowing the implementation of the hardware architecture of keystroke dynamics in the chosen FPGA device. Memory blocks of dual RAMs (used 20 of the 36 available) and MULT 18*18SIOs (employee 28 of the 36 available) and number of Slices for programmed hardware architecture uses 9% of the available FPGA slices, showing that the hardware implementation of keystroke dynamics has significant resource consumption due to the number of operations that have to be performed. The Spartan-3E FPGA XC3S1600EXilinx is on the Micro Blaze [18][19] Development Kit, this development board has an external memory RAM: DDR SDRAM with 64 MByte, 50 MHz and 66 MHz clock oscillators, ports: HDMI, 10/100 Ethernet PHY, On-board USB-based FPGA, serial, expansion, Four slide switches, Eight discrete LEDs and Four push-button switches, etc. [18]. Figure 9 shows the development board kit which used to implement the proposed system. Comparison between the hardware implementation described in this research and other existing hardware implementations for the other biometric authentication methods will be detailed in table 1. The reviewed method showed different biometric authentication techniques such as face, iris and palmprint. Many articles dissipated minimum execution time like [22], [25], [26], [27] and [28] than the proposed method in this paper, but the point is that the biometric authentication technique used is the dynamics keystroke which is not implemented before in hardware, so the research results illustrates that it can be worked in hardware with acceptable execution time besides the other advantages of this technique also there is a lot of other software programs, but the new here is hardware implementation of dynamics keystrokes.

Fig.7. FPGA Design Summary

The design should be looking at following two factors for actual FPGA area utilization. - Total no. of occupied slices. (This is 22% in this experiment case) - Total no. of 4-input LUTs. (This is 19% in this experiment case) Each slice has two LUTs and two flip-flops. By looking at the area report the design is more of combinational logic than sequential logic, Because FFs utilization is 5% whereas LUTs utilization is 9%.

A. Clock Report

The results indicate that Max delay which specifies the maximum delay between the clock edges arrives at the FPGA pin and when the synchronous output pin becomes valid is to be (0.550 ns). If you take a signal, and examine the delays to the first and last load: subtract the Slowest (largest) delay from the fastest (smallest) this will give the skew on the signal between the first load, and the last load in this experiment. Net Skew is (0.290 ns). All those results show in fig.8.

Fig.8. Clock report results
Table 1: Comparison between the hardware implementation described in this paper and some existing hardware

<table>
<thead>
<tr>
<th>Reviewed Article</th>
<th>Hardware</th>
<th>Algorithm</th>
<th>Biometric authentication Technique</th>
<th>Time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed Method</td>
<td>FPGA(Spartan-3e XC3S1600E 1600) CLK: 10MHz</td>
<td>GP method</td>
<td>Dynamics keystroke</td>
<td>49.535 ns</td>
</tr>
<tr>
<td>[22]</td>
<td>FPGA(Virtex 5.LX50T) CLK: 100MHz</td>
<td>Frequency correlation using FFT</td>
<td>Iris</td>
<td>16.11</td>
</tr>
<tr>
<td>[24]</td>
<td>ADSP-BF561 EZ-KIT LITE CLK: 600MHz</td>
<td>Hamming Distance</td>
<td>Iris</td>
<td>198.9</td>
</tr>
<tr>
<td>[25]</td>
<td>FPGA(Virtex 5.xc5vlx30) CLK: 550 MHz</td>
<td>Euclidian Distance</td>
<td>Iris</td>
<td>0.014</td>
</tr>
<tr>
<td>[26]</td>
<td>FPGA Virtex-5 CLK: 175 MHz</td>
<td>Hamming distance and score fusion.</td>
<td>Palmprint and face</td>
<td>0.4</td>
</tr>
<tr>
<td>[27]</td>
<td>FPGA(Virtex 4, sx family) CLK: 153.53 MHz</td>
<td>Hamming Distance</td>
<td>Iris</td>
<td>2.725</td>
</tr>
<tr>
<td>[28]</td>
<td>FPGA(Stratix IV) CLK: 500 MHz</td>
<td>Hamming Distance</td>
<td>Iris</td>
<td>0.002</td>
</tr>
<tr>
<td>[29]</td>
<td>FPGA (Spartan-3E) CLK: 65.432MHz</td>
<td>AdaBoost</td>
<td>Face</td>
<td>15.30 ns</td>
</tr>
<tr>
<td>[30]</td>
<td>DSP TMS320DM642 CLK: 720MHz</td>
<td>-</td>
<td>Iris</td>
<td>471.5</td>
</tr>
<tr>
<td>[31]</td>
<td>CPU, Pentium IV CLK: 3.2 GHz</td>
<td>Hamming Distance</td>
<td>Iris</td>
<td>1.82</td>
</tr>
</tbody>
</table>

V. CONCLUSIONS

Authentication in cloud computing requires a systemic view, because the security will be constructed along a faraway. Authentication is a very important issue that refers to determine if the individual is the legal person who access to his rented portion. This research suggests the keystroke dynamics as a biometrics authentication technique applied to cloud computing technology. A hardware implementation proposed using the GP method for measuring the distance between the user profiles and each new entry to cloud computing. The proposed structure synthesized, simulated and implemented in the Xilinx Spartan-3E FPGA using VHDL code with Xilinx tool ISE Web Pack 9.2i, the best case achievable is 49.535 ns. This research proofs that keystroke dynamics as a biometrics algorithms can be implemented in hardware. The algorithm calculation optimized in order to reduce and overcomes the problem of floating point number. It demonstrates that the operations can be performed with integer numbers without any significant changes in the obtained details.

REFERENCES

13. A., Messerman, Mustafic, T., Camtepe, S., and Albayrak, S.: Continuous and non-intrusive identity verification in real time environments based on free-text keystroke dynamics, Int’l Joint Conf. on Biometrics (IJCB), 2011
17. P. Ashenden,”the VHDL cookbook the first addition,”
Hardware Implementation of Dynamics Keystroke Applied for Cloud Computing


27. Poinsot, Y. Fan and V. Brost, “Palmprint and face score level fusion: hardware implementation of a contactless small sample biometric system,” HAL Id: hal-00640727, available: https://hal.archives-ouvertes.fr/hal-00640727 Submitted on 14 Nov 2011


34. http://jsfiddle.net/qLap9/355/ Created by the paper group

Eng. Basma M. Hassan, obtained B.Sc. in computer engineering in 2008, Faculty of Engineering, Department of Electronics and Electrical Engineering Technology, Benha University, Egypt. Graduation Project about “Home Automation Using SMS Control”, Grade of Project is Excellent. Interests studies about cloud computing, Security systems and network

Khaled M. Fouad, obtained B.Sc. in 1995, M.Sc. in 2003 and PhD in 2012, Department of Systems and computers engineering, Faculty of Engineering. Working now as lecturer in Computers and Informatics, Benha University, Egypt. His current research interests focus on Cloud Computing, Big Data, Semantic Web and Expert Systems.

Mahmoud Fathy M. Hassan, had B. Sc. in Electrical Engineering since 1970. His M. Sc. was in Quantum Electronics from Essex University, UK since 1980 and Ph. D. was in Physics of Quantum Electronic from Essex University, UK since 1982. He was appointed as Associate professor in Benha Faculty of Engineering, Benha University, Egypt since 1997. He is currently chairman of Basic Engineering Sciences Department. His research of interests in electronic communications, physics of semiconductor devices and Quantum electronics.