

InGaAs/GaAs HEMT for High Frequency Applications

N V Uma Reddy, M V Chaitanya Kumar

Abstract -In the modern VLSI especially for high speed devices, where the conventional MOSFET technology is reaching its limitations due to various short channel effects and velocity saturation effects etc, hetero-junction FETs have shown great promise for high speed devices. Novel HEMT device using heterojunctions made of InGaAs and InAlAs on a GaAs substrate is designed and modeled using TCAD software. Highly doped deep source-drain implants are proposed for the design. The device simulations have demonstrated its utility towards high frequency applications in GHz range.

Keywords- HEMT, InGaAs, InAlAs

I. INTRODUCTION

Recent developments in satellite communications and broadband communications have led the microelectronics industry to develop and fabricate devices with increasing cut-off frequency. Heterojunction bipolar transistors show good cut-off frequencies but are poor in noise performance [1]. Unipolar devices, mainly high-electron mobility transistors (HEMTs) provide high frequency performance at low noise levels. This property is the result of the higher electron mobilities of the materials involved, higher saturation velocities and higher electron densities [2].

Improvements in device performance can be obtained by reducing the gate length. However, short channel effects limit the microwave performance of the device due to which, the tradeoff between the layer structure and the device geometry should be optimally designed using computer simulations, to help reduce time and cost [2].

Indium content in the devices provides them an improved RF performance, but higher Indium content leads to lower breakdown, kink effect. Parasitic source to drain(S/D) resistance also degrades the high frequency performance of the device. Hence a lower S/D resistance is desirable [3].

In this paper, a novel InAlAs channel HEMT with source drain regions of highly doped InGaAs is presented. Induced strain in the channel is utilized for mobility improvement. Higher S/D doping concentration reduces the series source-drain resistance.

Manuscript received on March, 2013

N V Uma Reddy, Electronics and Communication Engg. Research Scholar, VTU, Bangalore, Karnataka, India.

Dr M V Chaitanya Kumar, Professor and Principal, BIT, Mangalore, Karnataka India.

II. HETEROJUNCTIONS

Hetero-junctions refer to the interface between two layers of dissimilar crystalline semiconductors [2], where the conventional MOSFET technology is reaching its limitations due to various short channel effects and velocity saturation effects etc, hetero-junction FETs have shown great promise for high speed devices. In contrast to the homo-junctions, hetero-junctions have materials with unequal band gaps (mostly III – V semiconductors) and the device properties depend on the mismatch in the band gap of the materials. The band gap in the III – V semiconductors can be engineered by varying the mole fraction of the constituents and hence the devices properties can also be tailored. A typical band diagram of a hetero-junction is shown in Figure 1.




Figure 1 Band Diagram in Hetero-Junctions (where notations have their usual meanings)

Hetero-junctions achieve high mobility and high electron concentration by concentrating the carriers into a region devoid of any ions. Hence the mobility degradation due to the ionized ion scattering is absent.

The idea behind making a hetero-junction FET is to have a high band gap material followed by a low band gap material so as to form a potential well(quantum well) (the notch as visible in the above figure). In conventional MOSFETs, the channel or a quantum well is formed at the interface between oxide (high band-gap) and bulk silicon (low band-gap).

For a given doping level, as a result of discontinuity in the conduction band, band bending is more in the Heterojunction than in the homojunction. The larger band bending will result in the edge of conduction band in the neutral region being raised by ΔE_c . ΔE_c determines electron concentration in the quantum well. Further, Φ_s , the potential barrier is higher in the Heterojunction than the homojunction by $\Delta E_c/q$.

$$\Phi_s(\text{hetero}) = \Phi_s(\text{homo}) + \Delta E_c/q$$

III. DEVICE SIMULATION

Figure 2 shows the device structure for the simulated HEMT structure. $In_x Al_{(1-x)} As$ layer forms the active channel region and is separated from the GaAs substrate by $In_x Al_{(1-x)} As$. The device structure for simulation is obtained by simulating the fabrication steps as mentioned in the following section.




Figure 2 HEMT Structure

$In_x Al_{(1-x)} As$) and $In_x Al_{(1-x)} As$ are grown on GaAs substrate using molecular beam epitaxy (MBE) process, where $x = 0.48$. Wet chemical MESA etching is used to isolate the active area of the device. Deep source and drain regions are realized with highly doped $In_{0.6}Ga_{0.4}As$. To obtain source-drain contacts, gold is evaporated and then alloyed at $250^\circ C$ using rapid thermal annealing. Gate metal contacts are deposited as Schottky gate metal using Gold lift-off. The device is passivated using Si_3N_4 deposited by plasma enhanced chemical vapor deposition.

IV. ANALYTICAL DESCRIPTION OF OPERATION

A. Analytical expression for 2DEG (two dimensional electron gas) density:

The basic qualitative description of HEMT's operation is based on 1-dimensional charge control model at the direction perpendicular to the hetero-interface. The electric potential (band diagram) and charge distribution follows the Poisson's equation and the electron wave function satisfy the Schrodinger's equation [4]. Theoretically the potential and charge profile can be calculated by self-consistently solving the two equations. Based on the assumption that the charge depleted from the donor layer is accumulated in the 2DEG, the Fermi level is constant across hetero-interface, and the interfacial potential at the channel can be approximated by a triangular well, the electron charge (n_s) stored at the interface in a modulation doped structure is [5]

$$n_s = \frac{\epsilon}{q_d} \left[V_g - \left(\Phi_B - V_p + \frac{E_{fi}}{q} - \frac{\Delta E_c}{q} \right) \right] \quad \dots(2)$$

where ϵ is the dielectric constant of the barrier layer, q is electron static charge, d is sum of the thickness of undoped barrier d_i and doped barrier d_d , V_g is the applied gate to source voltage, Φ_B is the Schottky barrier height of the gate metal deposited on the barrier layer, $V_p = \frac{qN_d d_d^2}{2\epsilon}$ while N_d is the donor concentration in the barrier layer, E_{fi} is the Fermi level with respect to the conduction band edge

in the channel layer, and ΔE_c is the conduction band offset between the barrier and channel [5].

The threshold voltage is given as [6]:

$$V_{th} = \Phi_B - \frac{\Delta E_c}{q} - V_p + \frac{E_{fi}}{q} \quad \dots(3)$$

for modulation doped structure.

Transconductance, g_m is defined as the change in the drain to source current divided by the change in the gate to source voltage at certain drain to source voltage [2]

$$g_m = \frac{dI_d}{dV_g} \Big|_{V_{ds} = \text{Constant}} \quad \dots(4)$$

It is the most important dc figure of merit in field effect transistors as it demonstrates the current modulation efficiency of the gate.

V_t was computed to be $-0.727V$ for the proposed HEMT structure.

V. DEVICE MODELING

The HEMT device structure was modeled in TCAD software. Figure 3 shows the HEMT structure built using TCAD tool. After building the structure and assigning the material properties, device simulations were carried out.




Figure 3 HEMT structure modeled in SILVACO

Doping concentrations were extracted across different sections along the device. The doping profiles are summarized in figure 5 to 8.




Figure 4 Cut Sections

Doping concentration contours near the junctions are extracted from the simulation and presented in figure 9.

HEMT performance was simulated using TCAD and device was characterized through its $I_d - V_{ds}$, $I_d - V_{gs}$ current gain plots. Device transconductance, threshold voltage, unity gain frequency were extracted from the simulation results. Different results are presented in Section VI.

VI. RESULTS AND DISCUSSION

- Doping concentrations in the device across various cross-sections are shown in Figures 5 to 8. The cross sections are defined as in Figure 4. Figure 5 shows the doping concentration is high in the *InGaAs* S/D regions. Figure 6 depicts the doping profile along section 2. It depicts the presence of a relatively high doped *InAlAs* layer. Figure 7 demonstrates highly doped source/ drain regions with lightly doped channel layer. The simulation results confirm the high doping levels in the *InGaAs* deep source drains to the order of 10^{19-20} . Figure 8 shows the doping profiles for the deep S/D and the substrates. The doping profile of S/D is of the order of 10^{19-20} whereas the *GaAs* substrate is intrinsic at higher depths.
- Band structure was extracted for the HEMT device and is shown in Figure 10. The presence of a quantum well type of structure can be observed. The figure shows the band offsets in the conduction band and the valence band between the *InAlAs - InGaAs - GaAs* Heterojunction. These band offsets give rise to the band bending and hence the confinement of the charge carriers.
- Total current density is plotted in Figure 11. The maximum current density is observed in the *InGaAs* layer as expected and is around $16e5 A/cm^2$.
- Threshold voltage of the device can be obtained from the slope of the $I_d - V_g$ plot. From figure 12, the max slope of the plot occurs at $-0.4V$. Hence the approximate threshold voltage for the device from the simulations is around $-0.4V$ which is near to the calculated value of $-0.727V$.
- The $I_d - V_{ds}$ plot in Figure 13 shows a nearly flat region at $V_{ds} = 0.5V$ and above. The device is operating in the saturation in this region. The drain current practically is not changing in this region as a result of the V_{ds} bias and hence is fully controlled by the gate voltage only.
- Figure 14 shows the gate capacitance variation with the gate bias. It shows a typical curve like that of a MOSFET device with device operating in accumulation for $V_{gs} > 1V$ and in inversion region for $V_{gs} < 0V$. The steep transition from accumulation to inversion or vice-versa shows that there are very few trapped impurities in the device.
- The AC analysis shows that the current gain is flat up to $10 kHz$ and has a unity gain frequency beyond $100GHz$ and hence is usable for high frequency applications. High current gain of $160dB$ and transconductance gain of $90dB$ is obtained for the device.




Figure 5 Net Doping across Section 1




Figure 6 Net Doping across Section 2




Figure 7 Net Doping across Section 3




Figure 8 Net Doping across Section 4




Figure 9 Depletion layers at Junctions




Figure 10 Band structure for the HEMT device




Figure 11 Total Current Density




Figure 12 I_d - V_{gs} plot




Figure 13 I_d - V_{ds} plot




Figure 14 Gate Capacitances ($V_{ds}=0.5V$)




Figure 15 Current gain v/s Frequency




Figure 16 Trans-conductance v/s frequency

in Bearys Institute of Technology, Innoli, Mangalore. His area of interests include Electromagnetic wave Absorbers, Microwave and Radar technology.

VII. CONCLUSION

A Heterojunction HEMT is designed and modeled using TCAD software and the device performance is simulated. The device shows high unity gain bandwidth of the order of 100GHz which makes the device promising for use in high frequency applications. The device shows good output impedance as is evident from the $I_d - V_{gs}$ plot. The device has shown a current gain of 140 dB and a trans-conductance gain of 75 dB.

REFERENCES

1. D. H. Kim and J. A. Del Alamo, "30 nm E-mode InAs PHEMTs for THz and future logic applications," in *IEDM Tech. Dig.*, Dec. 2008, pp. 719-722.
2. Ghandhi, S.K. "VLSI Fabrication Principles- Silicon and Gallium Arsenide", Second Edition, John Wiley & Sons, New York (1994).
3. A. Leuther, R. Weber, M. Dammann, M. Schlechtweg, M. Mikulla, M. Walther, and G. Weimann, "Metamorphic 50 nm InAs-channel HEMT" in *Proc. 17th Int. Conf. IPRM*, May 2005, pp. 129-132.
4. William Liu. "Fundamentals of III-V Devices". John Wiley & Sons, 1999.
5. Kennedy D.P (1975). "The potential and electric field at the metallurgical boundary of an abrupt p-n semiconductor junction". *IEEE Trans. Electr. Dev.* **22**, 988-994.
6. W. Liu "Fundamentals of III-V devices", John Wiley & Sons, New York (1999).
7. "http://www.cleanroom.byu.edu/EW_ternary.phtml"
8. Adachi, S (1985, Aug) "GaAs, AlAs, and $Al_xGa_{1-x}As$: Material parameters for use in research and device applications." *J Appl Phys* **58**, R1-R29

AUTHORS PROFILE



Mrs. Umareddy N.V., received her BE (Electronics) degree from Kuvempu University in 1995 and M.Tech (Electronics) degree from Viveswaraya technological University Belgaum, India in 2004, Presently pursuing PhD in VTU, Bangalore, India. she has more than fifteen years of experience in teaching her area of interest include CMOS VLSI, HDL, CCN, AMS, presently she is

Working as HOD, Professor in the Department of Electronics and Communication Engineering in AMC Engineering College, Bangalore.



Dr. CHAITANYA KUMAR M V, received his BE (Electronics) degree from University Visweswariah College of Engg INDIA in 1983, and ME (Microwave & Radar Engg) degree from the University of Roorkee, Roorkee, India (now IIT-R) in 1991 and the Ph.D. degree on (Electronics & Computer Engg.) from the University of Roorkee,

Roorkee, India in 1994. He has more than 29 years of experience in Teaching, 20 years of Administrative Experience and 6 years of Research Experience. He has been a Member of The academic senate VTU, Belgaum during the year 2007 - 10, He is now the Principal and Professor