# A High Efficiency DC/DC Boost Converter for Photovoltaic Applications

## Peyman Khazaei, Syyed Mojtaba Modares, Morteza Dabbaghjamanesh, Motab Almousa, Amirhossein Moeini

Abstract— In this paper, a non isolated interleaved, dc/dc boost converter with a high efficiency is proposed for using in photovoltaic system applications. For realizing zero voltage soft switching (ZVS), two active clamp circuits are used for each phases of the boost converter. By utilizing a voltage doubler configuration at the converter's output terminal and connecting the secondary side of coupled inductors in series, high conversion ration can be achieved. The capacitor is also connected in series with output capacitors to transfer leakage energy to the output. Interleaved structure is used in input side to minimize current ripple and reduce magnetic component. So, the converter not only operates with a higher voltage gain, but also is able to operate more efficiently and can be used in photovoltaic (PV) applications.

Keywords-high voltage gain; interleaved DC-DC boost converter; photovoltaic system; soft switching performance.

#### I. INTRODUCTION

Chiefly, utilizing high performance dc-dc boost converters is an essential factor in renewable energy sources in high power applications. High efficiency, high voltage gain and being non-isolated are the main features for renewable energies applications [1]. Ideally, a boost converter can reach a very high voltage gain with an unlimited duty cycle, however the turn off period of switches will be small when the duty cycle gets increased. The ripples in the current waveform corresponding to power devices get increased and as a result the power losses increase. Furthermore, the voltage stresses across for both switch and diode are identical to the output voltage [2]. The interleaved structure can be considered as a feasible solution to enhance the performance, mitigate ripples in the current, reduce the size of the passive components and also accelerate the transient response [3-4]. The coupled inductor is utilized to reduce not only the duty ratio but also the voltage stress across the switches. Therefore, for applications for which a high voltage gain is needed, the boost converter with the coupled inductor can be more efficient compared to the conventional design [5]. Different active and passive soft switching interleaved step-up converters in which coupled inductor is utilized are proposed for loss reduction purposes. [6-8].

#### Revised Version Manuscript Received on May 03, 2016.

Peyman Khazaei, Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA

Syyed Mojtaba Modares, Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA

**Morteza Dabbaghjamanesh**, Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA

Motab Almousa, Department of Electrical and Computer Engineering, Prince Sattam Bin Abdulaziz University, Saudi Arabia.

**Amirhossein Moeini,** Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL.

However, most of them are considered for the Power Factor Correction (PFC) applications and not an appropriate option for PV systems for which a DC-DC boost converter with a high step-up gain is required.

Some interleaved converters are proposed by adding capacitor cells to the typical interleaved boost converter [9-10]. However, a considerable number of capacitors are required to reach a high voltage gain that increases the complexity in the converter. Different types of interleaved converters with coupled inductors are well investigated in [11-13], which can reach high step-up gain by an appropriate topology. Unfortunately, the maximum numbers of interleaved phases are only two in these converters and cannot be designed for any number of phases. Also, the voltage stress across the diode in the output is greater than the output voltage.

In this paper, an efficient interleaved converter is proposed for PV system applications. The interleaved structure in input side and cascaded configuration in output side is utilized therefore, there would not be any problem with a high amount of current and voltage in the input and output. By utilizing the active clamp design, both the clamp and main switches work in the zero voltage soft switching condition. A snubber capacitor in series with output capacitors is inserted to recycle the leakage energy. So, switching losses are reduced significantly. When a coupled inductor is utilized in fly-back condition the other coupled inductor operates in forwarding condition to transfer energy to output side, due to interleaved control. The proposed topology and operational stages are discussed in section II. In the third section of this paper, the design guidelines of the converter are given. In section IV the simulation result and waveforms are illustrated.

### **II. PROPOSED CONVERTER TOPOLOGY**

The topology of the proposed converter is shown in Fig. 1. The main switches  $S_1$  and  $S_2$  work in the interleaved control. The active clamp circuits are composed of auxiliary switches  $S_{C1}$  and  $S_{C2}$ , and clamp capacitors  $C_{C1}$  and  $C_{C2}$ , which are utilized to recycle the leakage energy and suppress the turn-off spike voltage on the main switches, and realize zero voltage soft switching. There are two coupled inductors, which  $L_{1a}$  and  $L_{2a}$  with  $n_1$  turns which have been coupled with their corresponding inductors  $L_{1b}$  and  $L_{2b}$  with  $n_2$  turns. The  $L_{m1}$  and  $L_{m2}$  are the magnetizing inductors, and  $L_{k1}$  and  $L_{k2}$  are the leakage inductances of coupled inductors. N represents the turn ratio  $n_2/n_1$ . The couples reference are marked by "\*" and "•". The  $C_{o1}$ ,  $C_{o2}$  and  $C_{o3}$  are the output capacitors and  $D_{o1}$ ,  $D_{o2}$ ,  $D_{o3}$  and  $D_{o4}$  are the output diodes. Moreover, the capacitor C<sub>03</sub> works as snubber capacitor, to recycles the leakage energy in the coupled inductor. There are 16 main stages in one switching period. Because of the



symmetrical structure of the converter, only half of 16 stages are considered. The steady state profiles are depicted in Fig. 2. In Fig.3 corresponding circuit of each stage is illustrated.



Figure 1. proposed ZVT boost converter.



Figure 2. Key waveforms of proposed converter.

Time interval  $[t_0, t_1]$ : the main switches  $S_1$  and  $S_2$  conduct, and the clamp switches  $S_{C1}$  and  $S_{C2}$  are in OFF state. All diodes are in reverse biased. The current flowing though the magnetizing inductors  $L_{m1}$  and  $L_{m2}$  increases by input voltage linearly.

$$i_{Lm1}(t) = I_{Lm1}(t_0) + \frac{V_{in}}{L_{m1} + L_{k1}}(t - t_0)$$
(1)

$$i_{Lm2}(t) = I_{Lm2}(t_0) + \frac{V_{in}}{L_{m2} + L_{k2}}(t - t_0)$$
(2)

Time interval  $[t_1, t_2]$ : at the beginning of this time interval, the main switch  $S_2$  goes to the OFF state, then the corresponding capacitor  $C_{S2}$  is energized by the current  $i_{Lm2}$ . Capacitor  $C_{S2}$  causes the main switch  $S_2$  gets OFF with ZVS condition. At  $t_2$ , voltage of main switch  $S_2$  becomes equal to clamp capacitor  $C_{C2}$ .

$$v_{ds2}(t) = \frac{I_{Lm2}(t_1)}{C_{s2}}(t - t_1)$$
(3)

Time interval [t<sub>2</sub>, t<sub>3</sub>]: at t<sub>2</sub>, charging of switch  $S_2$  leads to diode  $D_{o1}$  and the inverse-parallel diode of the switch  $S_{C2}$ begin to conduct, and the leakage energy transfer to output. The coupled inductor  $L_1$  works as transformer and forward mode and the coupled inductor  $L_2$  works as flyback converter to supply energy to the load in the output. The leakage inductance  $L_{k2}$  and the capacitor  $C_{C2}$ , make a resonance circuit. The circuit operation at this stage is according to the following formula:

$$i_{Lk2}(t) = I_{Lm2}(t_2) \cos \omega_1 (t - t_2)$$
(4)

$$v_{CC2}(t) = V_{O3} + Z_0 I_{Lk2}(t) \sin \omega_1 (t - t_2)$$
 (5)

$$i_{s1} = i_{Lk1} = I_{Lm1}(t) + N i_{Do1}$$
(6)

Where 
$$\omega_1 = \frac{1}{\sqrt{L_{k2}.C_{C2}}}$$

Time interval [t<sub>3</sub>, t<sub>4</sub>]: at t<sub>3</sub>, the switch  $S_{C2}$  conducts in ZVS condition, as its inverse-parallel is conducting. The voltage across the capacitor  $C_{C2}$  will be equal to the voltage across the output capacitor  $C_{o3}$ . Therefore, the diode  $D_{o4}$  begins to conduct.

Time interval  $[t_4, t_5]$ : at  $t_4$ , the current of diode  $D_{o4}$  falls to zero and then the current of clamp capacitor  $C_{C2}$  becomes equal to the current leakage inductance  $L_{k2}$  [33].

Time interval [t<sub>5</sub>, t<sub>6</sub>]: at the beginning of this time period, the clamp switch  $S_{C2}$  gets OFF. While the voltage across the capacitor  $C_{S2}$  drops, the voltage across the  $S_{C2}$  rises with a same degree. Thus, the switch  $S_{C2}$  gets off with ZVS performance. The capacitor  $C_{C2}$  is disconnected from converter and the  $L_{k2}$  starts to resonance with the  $C_{S2}$ .

$$i_{Lk2}(t) = I_{Lk2}(t_5)[1 - \sin \omega_2(t - t_5)]$$
(7)

$$v_{dS2}(t) = V_{dS2}(t_5) - \frac{I_{Lk}(t_5)}{C_{S2}.\omega_2} \left[1 - \cos\omega_2 \left(t - t_5\right)\right]$$
(8)

Where 
$$\omega_2 = \frac{1}{\sqrt{L_{k2} \cdot C_{s2}}}$$





Figure 3. Different stages of the converter: (1) interval 1 ( $t_0 - t_1$ ), (2) interval 2 ( $t_1 - t_2$ ), (3) interval 3 ( $t_2 - t_3$ ), (4) interval 4 (t<sub>3</sub> - t<sub>4</sub>), (5) interval 5 (t<sub>4</sub> - t<sub>5</sub>), (6) interval 6 (t<sub>5</sub> - t<sub>6</sub>), (7) interval 7 (t<sub>6</sub> - t<sub>7</sub>), (8) interval 8 (t<sub>7</sub> - t<sub>8</sub>)

Time interval  $[t_6, t_7]$ : Initially, the voltage across the switch  $S_2$  is zero. Therefore, the corresponding diode of the switch S<sub>2</sub> starts to operate in the conducting mode. The current through Lk2 increases linearly, which controls declining rate of the output diode Dol.

$$i_{Do1}(t) = i_{Do1}(t_6) - \frac{V_{Co1}}{N^2 (L_{k1} + L_{k2})}$$
(9)

Time interval [t<sub>7</sub>, t<sub>8</sub>]: at the beginning of this interval, the main switch S2 will be ON with ZVS soft switching performance due to its inverse-parallel diode which conducts. At  $t_8$ , the leakage current  $L_{k2}$  reaches zero and the diode  $D_{o1}$ goes to the OFF state while the current is zero. The input voltage will charge two main inductors. A same pattern occurs in the rest of the switching time.



R

Co3

-R.

## III. DESIGN GUIDELINES

If the leakage inductance is zero (ideal condition), conduction resistance as well as the voltage drop are negligible. The voltage of the clamp and output capacitors can be acquired using equations (10) and (11):

$$V_{Cc} = V_{Co3} = \frac{V_{in}}{1 - D}$$
(10)

$$V_{Co1} = V_{Co2} = \frac{NV_{in}}{1 - D}$$
(11)

Where D is the duty cycle for the main switch. The output voltage is summation of the output capacitors. Therefore, the voltage gain is:

$$M = \frac{V_{out}}{V_{in}} = \frac{2 \cdot N + 1}{1 - D}$$
(12)

Equation (13) indicates the equality of the voltage across the clamp capacitors and the voltage stress across the power switches.

$$V_{stress\_main \& clamp} = \frac{V_{in}}{1-D} = \frac{V_{out}}{2N+1}$$
(13)

The voltage stress across the switches is proportional to the coupled inductor's turn ratio. Therefore, by selecting a proper turn ratio the voltage switch stress can be reduced. All active switches are turned off with ZVS due to parallel capacitors  $C_{S1}$  and  $C_{S2}$ .

The clamp switches are in the ON state under ZVS condition as their corresponding inverse-parallel diodes are conducting when switches  $S_{C1}$  and  $S_{C2}$  turn on. To meet the ZVS ON state of main switches, all the energy in parallel capacitor of the main switch has to be transferred to leakage inductance. Therefore, when the main switch is in the ON state, the stored energy in the leakage inductance has to be greater than the amount of energy in the parallel capacitor. Therefore, the zero voltage switching-ON performance of main switches is obtained from energy consideration:

$$2L_{K}\frac{I_{in}^{2}}{4} \ge C_{S1}(\frac{V_{out}}{2N+1})^{2}$$
(14)

As a result:

$$L_{K} \ge \frac{2C_{S}V_{out}^{2}}{(2N+1)^{2}I_{in}^{2}}$$
(15)

The relationship of leakage inductance versus input current in different turn ratio is plotted in Fig. 4. The required leakage inductance in ZVS condition decreases as the input current increases. Equation (16) shows the proper determination of the clamp capacitor [14]:

$$C_C \ge \frac{(1-D)^2}{2\pi^2 L_K f_s^2}$$
(16)

The magnetizing inductor and the output capacitor are determined by considering a permissible percentage of ripple in the inductor current and proper voltage ripple on the output capacitor voltage [15].



Figure 4. Relation of leakage inductance, and input current, and turns ratio.

## IV. SIMULATION RESULTS

A PV array is used instead of the dc source of proposed converter in simulation. The parameters of PV modules are presented in table I. Four PV modules are connected in series and parallel to obtain high power level. Table II shows converter parameters. In order to achieve maximum power from PV array, average current control and maximum power point tracking (MPPT) control have been used. The voltage in MPP is computed by using IncCon MPPT method described in [16] and it is compared with extracted PV voltage. The difference between them is used as an input for voltage controller [17-24]. By comparing the output of current controller with carrier wave, appropriate pulse for the gate of main switch is generated. The phase difference between each gate signal is 180°, because there are two phases in proposed interleaved boost converter [25-32].

Fig. 5 illustrates control algorithm of the converter topology. The gate signals of the clamp switches  $S_{C1}$  and  $S_{C2}$  are complement with the gate signals for main switches  $S_1$  and  $S_2$ . Fig. 6 shows the voltage, current and power profiles of output PV array without and with MPPT and with irradiance change. The currents of leakage inductances and input current are illustrated in Fig. 7. The ripple in the input current is not considerable because of the interleaved design. The voltage and current of clamp capacitor are shown in Fig. 8. Fig. 9 indicates the switching transition of the main and the clamp switches. It is shown that all power switches of converter are operating with zero voltage soft switching performance for the entire switching period that mitigates the power losses. The voltage and current profiles of the diode  $D_{o1}$  are depicted in Fig. 10.

 TABLE I.
 PV MODULE CHARACTERISTICS

Model: RECAE220-us		
Max. output power, P <sub>max</sub> (W)	220	
Open circuit voltage, V <sub>OC</sub> (V)	36.6	

Published By: Blue Eyes Intelligence Engineering & Sciences Publication Pvt. Ltd.



## International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-6 Issue-2, May 2016

MPPT voltage, V <sub>MPPT</sub> (V)	28.7
Short circuit current, I <sub>SC</sub> (A)	8.2
MPPT current, I <sub>MPPT</sub> (A)	7.7

 TABLE II.
 KEY PARAMETERS OF THE CONVERTER

Input Voltage, V <sub>in</sub> (V)	59	Magnetizing inductor, L <sub>m</sub> (uH)	130
Output voltage, V <sub>out</sub> (V)	520	Output capacitors, Co (uF)	50
Output power, P <sub>out</sub> (W)	880	Turns ratio, N	1:1
Main switches frequency, f <sub>s</sub> (KHz)	100	Leakage inductances, $L_{k1}$ and $L_{k2}$ (uH)	1.5
Clamp Capacitors, $C_{C1}$ and $C_{C2}$ (uF)	3	Parallel capacitors, $C_{S1}$ and $C_{S2}$ (nF)	1



Figure 5. Control algorithm of the proposed converter



Figure 6.Voltage, current and Power of PV at without and with MPPT and irradiance change.



Figure 7. Input current  $i_{Lk1}$ ,  $i_{Lk2}$ , and  $I_{in}$ 



Figure 8.Voltage and current of the clamp circuit.



Figure 9. ZVT performance of (a) main switch, (b) clamp switch.



Figure 10.Voltage and current of diod D<sub>o1</sub>.

The voltage stress across the diode is  $\frac{2N}{2N+1}V_{out}$ , which

is less than the output voltage. The declining rate of the current through diode is controlled by leakage inductance. A comparison of measured efficiency at different levels of load for this proposed converter and the converter introduced in [13], is given in Fig. 11. There is approximately 3%



Published By: Blue Eyes Intelligence Engineering & Sciences Publication Pvt. Ltd. improvement in efficiency compared with the converter proposed in [13] at 880W full load under the same testing scenario. The efficiency is enhanced with a less complicated configuration in comparison to the converter in [13].



Figure 11. Measured efficiency comparison at different percent loads.

## V. CONCLUSION

An efficient high voltage gain ZVS non-isolated converter with interleaved structure in input and voltage doubler structure in output of for PV system has been proposed in this paper. Zero voltage soft switching performance is realized by active clamp circuit to mitigate the power losses. The proposed converter also uses switches with low turn on resistance and voltage rate. Furthermore, due to interleaved operation the input current ripple can be mitigated. The steady state waveforms and stages analysis and design guidelines are discussed. At last, simulation results of converter with PV array 880W, 59V, 520V are presented. Simulation results confirm that the proposed interleaved converter is an appropriate option for conversions in which the high voltage gain and efficiency are two important factors.

#### REFERENCES

- Zhao, Q., and Lee, F.C.: 'High-efficiency high step-up DC/DC 1. converters', IEEE Trans. Power Electron., 2003, 1, (1), pp. 65-73.
- 2. S. Dwari and L. Parsa, "An efficient high-step-up interleaved DC-DC converter with a common active clamp," Power Electronics, IEEE Transactions on, vol. 26, pp. 66-78, 2011.
- W. Li, J. Liu, J. Wu, and X. He, "Design and analysis of isolated 3. ZVT boost converters for high-efficiency and high-step-up applications," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2363-2374, Nov. 2007.
- 4. X. Kong and A. M. Khambadkone, "Analysis and implementation of a high efficiency, interleaved current-fed full bridge converter for fuel cell system," IEEE Trans. Power Electron., vol. 22, no. 2, pp. 543-550, Mar. 2007.
- 5. W. Li and X. He, "An interleaved winding-coupled boost converter with passive lossless clamp circuits," IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1499-1507, Jul. 2007.
- 6. W. Li and X. He, "Review of nonisolated high-step-up DC/DC converters in photovoltaic grid-connected applications," Industrial Electronics, IEEE Transactions on, vol. 58, pp. 1239-1250, 2011.
- 7. G. Yao, A. Chen, and X. He, "Soft switching circuit for interleaved boost converters," IEEE Trans. Power Electron., vol. 22, no. 1, pp. 80-86, Jan. 2007.
- 8 X. Huang, X. Wang, T. Nergaard, J. S. Lai, X. Xu, and L. Zhu, "Parasitic ringing and design issues of digitally controlled high power interleaved boost converters," IEEE Trans. Power Electron., vol. 19, no. 5, pp. 1341-1352, Sep. 2004.
- 9. E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali, and A. A. Fardoun, "A family of single-switch PWM converters with high step-up conversion ratio," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 55, pp. 1159-1171, 2008.

- 10. E. H. Ismail, M. A. Al-Saffar, and A. J. Sabzali, "High conversion ratio DC-DC converters with reduced switch stress," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 55, pp. 2139-2151, 2008.
- 11. W. Li and X. He, "High step-up soft switching interleaved boost converters with cross-winding-coupled inductors and reduced auxiliary switch number," Power Electronics, IET, vol. 2, pp. 125-133, 2009.
- 12. W. Li and X. He, "A Family of Interleaved DC-DC Converters DeducedFrom a Basic Cell With Winding-Cross-CoupledInductors (WCCIs) for High Step-Upor Step-Down Conversions," Power Electronics, IEEE Transactions on, vol. 23, pp. 1791-1801, 2008.
- W. Li and X. He, "ZVT interleaved boost converters for high-13. efficiency, high step-up DC-DC conversion," Electric Power Applications, IET, vol. 1, pp. 284-290, 2007.
- 14. R. Watson, F. C. Lee, and G. C. Hua, "Utilization of an active-clamp circuit to achieve soft switching in flyback converters," IEEE Trans. Power Electron., vol. 11, no. 1, pp. 162-169, Jan. 1996.
- U. Product, "Applications Handbook 1995-1996," ed: Unitrode 15. Corp., Merrimack, NH, 1995.
- 16. T. Esram and P. L. Chapman, "Comparison of photovoltaic array maximum power point tracking techniques," Energy conversion, IEEE transactions on, vol. 22, pp. 439-449, 2007.
- 17. Sajjadi, S. M., Yazdankhah, A. S., & Ferdowsi, F. (2012). A new gumption approach for economic dispatch problem with losses effect based on valve-point active power. Electric Power Systems Research, 92, 81-86.
- 18. Ferdowsi, F., Yazdankhah, A. S., & Abbasi, B. (2012, May). Declining power fluctuation velocity in large PV systems by optimal battery selection. InEnvironment and Electrical Engineering (EEEIC), 2012 11th International Conference on (pp. 983-988). IEEE.
- 19 Dabbaghjamanesh.M, Moeini .A,Ashkaboosi .M, Khazaei .P, Mirzapalangi .K (2015). High Performance Control of Grid Connected Cascaded H-Bridge Active Rectifier based on Type II-Fuzzy Logic Controller with Low Frequency Modulation Technique. International Journal of Electrical and Computer Engineering (IJECE), 6(2).
- 20. Ferdowsi, F., Edrington, C. S., & El-mezyani, T. (2015, October). Real-time stability assessment utilizing non-linear time series analysis. In North American Power Symposium (NAPS), 2015 (pp. 1-6). IEEE.
- 21. Ferdowsi, F., Yazdankhah, A. S., & Rohani, H. (2014, May). A combinative method to control output power fluctuations of large grid-connected photovoltaic systems. In Environment and Electrical Engineering (EEEIC), 2014 14th International Conference on (pp. 260-264). IEEE.
- 22. Saberi, H., Sabahi, M., Sharifian, M. B., & Feyzi, M. (2014). Improved sensorless direct torque control method using adaptive flux observer. Power Electronics, IET, 7(7), 1675-1684.
- 23. Saberi, H., & Sharifian, M. B. B. (2012, October). An improved direct torque control using fuzzy logic controllers and adaptive observer. In Computer and Knowledge Engineering (ICCKE), 2012 2nd International eConference on (pp. 83-88). IEEE.
- 24. Saberi, H., Sharifian, M. B. B., & Amiri, M. (2012, May). Performance improvement of direct torque control drives in low speed region. In Electrical Engineering (ICEE), 2012 20th Iranian Conference on (pp. 505-510). IEEE.
- 25. arXiv:1604.06691 [cs.SY]
- Marzoughi, A., Imaneini, H., & Moeini, A. (2013). An optimal 26. selective harmonic mitigation technique for high power converters. International Journal of Electrical Power & Energy Systems, 49, 34-39.
- Moeini, A., Iman-Eini, H., & Bakhshizadeh, M. (2014). Selective 27. harmonic mitigation-pulse-width modulation technique with variable DC-link voltages in single and three-phase cascaded H-bridge inverters. Power Electronics, IET,7(4), 924-932.
- Hajinoroozi, Mehdi, et al. "Prediction of driver's drowsy and alert 28. states from EEG signals with deep learning" Computational Advances in Multi-Sensor Adaptive Processing (CAMSAP), 2015 IEEE 6th International Workshop.
- 29 Hajinoroozi, Mehdi, et al. "Feature extraction with deep belief networks for driver's cognitive states prediction from EEG data." Signal and Information Processing (ChinaSIP), 2015 IEEE China Summit and International Conference on. IEEE, 2015.
- 30 Grigoryan, Artyom M., and Mehdi Hajinoroozi. "Image and audio signal filtration with discrete Heap transforms." Applied Mathematics and Sciences: An International Journal (MathSJ) 1.1 (2014): 1-18.

& Sciences Publication Pvt. Ltd.

Published By:



- Grigoryan, Artyom M., and Mehdi Hajinoroozi. "A novel method of filtration by the discrete heap transforms." IS&T/SPIE Electronic Imaging. International Society for Optics and Photonics, 2014.
- Jenkinson, J., Grigoryan, A., Hajinoroozi, M., Diaz Hernandez, R., Peregrina Barreto, H., Ortiz Esquivel, A., ... & Chavushyan, V. (2014, October). Machine learning and image processing in astronomy with sparse data sets. In Systems, Man and Cybernetics (SMC), 2014 IEEE International Conference on (pp. 200-203). IEEE.
- M. Najjar; A. Moeini; M. K. Bakhshizadeh; F. Blaabjerg; S. Farhangi, "Optimal Selective Harmonic Mitigation Technique on Variable DC Link Cascaded H-Bridge Converter to Meet Power Quality Standards," in IEEE Journal of Emerging and Selected Topics in Power Electronics , vol.PP, no.99, pp.1-1
   Rakhshan, M., Vafamand, N., Shasadeghi, M., Dabbaghjamanesh,
- Rakhshan, M., Vafamand, N., Shasadeghi, M., Dabbaghjamanesh, M., & Moeini, A. (2016). Design of networked polynomial control systems with random delays: sum of squares approach. International Journal of Automation and Control, 10(1), 73-86.

