Low Power CNTFET- Based Ternary Full Adder Cell for Nanoelectronics
Seyyed Ashkan Ebrahimi1, Peiman Keshavarzian2, SaeidSorouri3, Mahyar Shahsavari4
1Seyyed Ashkan Ebrahimi, Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Kerman, Iran.
2Peiman Keshavarzian, Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran.
3SaeidSorouri, Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Kerman, Iran.
4MahyarShahsavari, Computer Engineering group, Delft University Faculty of Electrical Engineering, Mathematics and Computer Science, Delft,The Netherlands.
Manuscript received on May 01, 2012. | Revised Manuscript received on May 02, 2012. | Manuscript published on May 05, 2012. | PP: 291-294 | Volume-2 Issue-2, May 2012. | Retrieval Number: B0604042212/2012©BEIESP
Open Access | Ethics and Policies | Cite
© The Authors. Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In a VLSI circuit, about 70 percent of area occupies by Interconnection. Such a large number of area occupation leads to many limitations of fabricating and applying in binary circuit implementation. Multiple-valued logic is one of the most proper way to improve the ability of value and data transferring in binary systems. Nowadays as small portable devices consuming are largely increased, applying low power approaches are considerably taking into account. In this paper we suggest and evaluate a novel low power ternary full adder cell which is built with CNTFETs (Carbon Nano-Tube Field Effect Transistors). Using beneficial characteristics of CNTFET in our design and implementation notably increased the efficiency of this adder cell. Simulation results using HSPICE are reported to show that the proposed TFA (ternary full adder) consume significantly lower power and impress improvement in term of the power delay product compare to previous work.
Keywords: CNTFET, Low Power,Nanoelectronic, Ternary Full Adder, Ternary Logic.