Implementation of Area Efficient OFDM Transceiver on FPGA
Preeti.G.Biradar1, Uma reddy.N.V2
1Ms. Preeti.G.Biradar, Electronics and Communication department, AMC engineering college, Bangalore, India.
2Professor Uma reddy.N.V, Electronics and Communication department, AMC engineering college, Bangalore, India.
Manuscript received on June 03, 2013. | Revised Manuscript received on June 28, 2013. | Manuscript published on July 05, 2013. | PP: 144-147 | Volume-3 Issue-3, July 2013. | Retrieval Number: C1676073313/2013©BEIESP
Open Access | Ethics and Policies | Cite
© The Authors. Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Orthogonal frequency division multiplexing (OFDM) is a modulation technology which is widely adopted in many new and emerging wired and wireless communication systems. OFDM offers superior advantages of high spectral efficiency, robustness against a inter carrier and inter symbol interference. In this paper we are designing a transceiver of an OFDM and it is implemented on FPGA. In order to reduce the circuit complexity and space, pipelined 128 point FFT /IFFT architecture is used and also aims to optimize in terms of area and speed at low frequency.
Keywords: FFT/IFFT, OFDM, Pipeline, spectral efficiency